In recent years, the study of Chip on Board (COB) structures with LSI chips mounted on the substrate has attracted much attention. One of the main technical problems is that the internal electrical wires may disconnect during the heat cycle process due to the differences in the thermal expansion coefficients between component materials. In order to prevent thermal expansion deformation the wires are encased in resin. Until now, the relationship between the physical properties of the resin and the thermal residual stress in the wires has been seldom reported.

